job details

Back to jobs search

Jobs search results

3,287 jobs matched
Back to jobs search

SoC Physical Design Engineer, Implementation

GoogleMountain View, CA, USA

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 4 years of experience in Physical Design.
  • Experience in one or more synthesis/PnR tools (e.g., Genus, Innovus, DC, ICC).
  • Experience in high performance synthesis, PnR, sign-off convergence, including STA and sign-off.

Preferred qualifications:

  • Experience with ASIC design flows and methodology of Physical design.
  • Experience in low power design Implementation including UPF/CPF, multi-voltage domains, power gating.
  • Experience with scripting languages such as TCI, or Perl.
  • Knowledge of computer architecture, Verilog or SystemVerilog.
  • Understanding of Circuit design, device physics and deep sub-micron technology.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

The US base salary range for this full-time position is $132,000-$189,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Responsibilities

  • Define and implement innovative methodology schemes to improve Performance, Area and Power.
  • Develop all aspects of ASIC RTL2GDS implementation for designs.
  • Manage physical implementation for partitions.
  • Work with cross-functional teams to deliver results.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Google apps
Main menu