Careers
Careers

job details

Back to jobs search

Jobs search results

3,772 jobs matched
Showing 1 to 20 of 3772 rows
Back to jobs search

Staff Mixed-Signal and High Speed IO Design, Google Cloud

GoogleSunnyvale, CA, USA

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related technical field, or equivalent practical experience.
  • 10 years of experience in analog mixed signal or high-speed IO development.
  • Experience defining mixed-signal or high-speed I/O designs and taking them to high-volume manufacturing HVM.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science, with an emphasis on wireline silicon architecture and design.
  • Experience and technical innovation in mixed-signal and high-speed IO solutions.
  • Experience working on high-performance, data-center class IP from concept through high-volume deployment.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

In this role, you will work to shape the future of Data Center silicon. You will be a key contributor in a nascent high-growth team that pushes boundaries, developing advanced custom IP and solutions. You will have expertise in one or more of the following areas: wireline communications, analog circuit design, Digital Signal Processing (DSP) design and algorithms, signal integrity, transmission line theory, advanced analog and mixed-signal modeling, high-speed clocking, CDR, equalization, and high-speed IO industry standards. You will bring out the best in the team to deliver designs that serve many of Google’s advanced data center products.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

The US base salary range for this full-time position is $183,000-$271,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Responsibilities

  • Design high-speed analog/digital circuits (e.g., ADC, DAC, PLL, CDR, DSP), including optimizing for Power, Performance, and Area (PPA).
  • Model and simulate channel behavior (S-parameters), signal integrity, and jitter using tools like MATLAB.
  • Bring up new silicon, characterizing performance, and testing for electrical compliance in lab environments.
  • Work with packaging, board design, and firmware teams to ensure seamless integration into System-on-Chips (SoCs).
  • Adhere to standards like Institute of Electrical and Electronics Engineers (IEEE) or Optical Internet working Forum (OIF) for high-speed protocols and optimizing power consumption.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Google apps
Main menu